As mentioned in Section C.4.1, for devices of compute capability 2.0, the same on-chip memory is used for both L1 and shared memory, and how much of it is dedicated to L1 versus shared memory is configurable for each kernel call.
You must log in to send a PM.
Please Login | Register to add a comment.
Not a member? Register Now